Pages with the most categories
From iis-projects
Showing below up to 50 results in range #401 to #450.
View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)
- Design of Time-Encoded Spiking Neural Networks (IBM-Zurich) (7 categories)
- Energy-Efficient Brain-Inspired Hyperdimensional Computing (7 categories)
- Efficient Digital Signal Processing in High-Channel-Count High-Frame-Rate 3D Ultrasound Imaging Systems (7 categories)
- Audio Visual Speech Recognition (1S/1M) (7 categories)
- Combining Multi Sensor Imaging and Machine Learning for Robust Far-Field Vision (7 categories)
- A RISC-V ISA Extension for Pseudo Dual-Issue Monte Carlo in Snitch (1M/2S) (7 categories)
- SHAre - An application Specific Instruction Set Processor for SHA-2/3 (7 categories)
- An Industrial-grade Bluetooth LE Mesh Network Solution (7 categories)
- Visualization of Neural Architecture Search Spaces (7 categories)
- Channel Estimation for TD-HSPA (7 categories)
- Development of an implantable Force sensor for orthopedic applications (7 categories)
- Energy-Efficient Edge-Pursuit comparator for ultra-low power ADC (7 categories)
- Audio Visual Speech Separation (1S/1M) (7 categories)
- GDBTrace: A Post-Simulation Trace-Based RISC-V GDB Debugging Server (1S) (7 categories)
- Combining Spiking Neural Networks with Hyperdimensional Computing for Autonomous Navigation (7 categories)
- Implementation of the RISC-V Bit Manipulation (RVB) extensions for our RI5CY core (7 categories)
- A RISC-V ISA Extension for Scalar Chaining in Snitch (M) (7 categories)
- EvaLTE: A 2G/3G/4G Cellular Transceiver FMC (7 categories)
- Low Power Geolocalization And Indoor Localization (7 categories)
- Evolved EDGE Physical Layer Incremental Redundancy Architecture (7 categories)
- Energy-efficient Circuits for Fully Wireless Brain-machine Interfaces (7 categories)
- Network-off-Chip (M) (7 categories)
- Audio Visual Speech Separation and Recognition (1S/1M) (7 categories)
- Linux Driver for fine-grain and low overhead access to on-chip performance counters (7 categories)
- Next Generation Channel Decoder (7 categories)
- Convolution Neural Networks on our Ultra-Low Power Mult-Core Plattform PULP (7 categories)
- Low Power Neural Network For Multi Sensors Wearable Devices (7 categories)
- Real-Time Stereo to Multiview Conversion (7 categories)
- Network-on-Chip for coherent and non-coherent traffic (M) (7 categories)
- Resource-Constrained Few-Shot Learning for Keyword Spotting (1S) (7 categories)
- Implementing A Low-Power Sensor Node Network (7 categories)
- A Recurrent Neural Network Speech Recognition Chip (7 categories)
- Evaluating An Ultra low Power Vision Node (7 categories)
- VLSI Implementation of a Low-Complexity Channel Shortener for 2G EC-GSM-IoT and Evolved EDGE (7 categories)
- Fast Wakeup From Deep Sleep State (7 categories)
- Low Power One bit Microphone for Acoustic Imaging Using A Parallel Processor (7 categories)
- An Ultra-Low-Power Neuromorphic Spiking Neuron Design (7 categories)
- Wake Up Radio For Energy Efficient Communication System and IC Design (7 categories)
- Benchmarking RISC-V-based Accelerator Cards for Inference (multiple SA) (7 categories)
- Serverless Benchmarks on RISC-V (M) (7 categories)
- Towards Autonomous Navigation for Nano-Blimps (7 categories)
- Neural Architecture Search using Reinforcement Learning and Search Space Reduction (7 categories)
- Bluetooth Low Energy network with optimized data throughput (7 categories)
- Hardware/software co-programming on the Parallella platform (7 categories)
- Radio Signal Direction Detection For Smart Glasses For Augmented Reality Applications (7 categories)
- Covariant Feature Detector on Parallel Ultra Low Power Architecture (7 categories)
- A FPGA-based data streaming system that enables real-time monitoring of cell culture and neuroactivities (7 categories)
- Energy Efficient Serial Link (7 categories)
- Bandwidth Efficient NEureka (7 categories)
- Ara: Update PULP's Vector Processor with the recent RISC-V Vector Extension Development (7 categories)
