Pages without language links

Showing below up to 50 results in range #51 to #100.

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)

51. Accelerating Stencil Workloads on Snitch using ISSRs (1-2S/B)
52. Acceleration and Transprecision
53. Accelerator for Boosted Binary Features
54. Accelerator for Spatio-Temporal Video Filtering
55. Accelerators for object detection and tracking
56. Accurate deep learning inference using computational memory
57. Active-Set QP Solver on FPGA
58. Adaptively Controlled Polarization And Hysteresis Curve Tracing For Polymer Piezoelectrics (1 S/B)
59. Adding Linux Support to our DMA Engine (1-2S/B)
60. Advanced 5G Repetition Combining
61. Advanced Data Movers for Modern Neural Networks
62. Advanced EEG glasses
63. Advanced Physical Design: Reinforcement Learning for Macro Placement and Mix-Placer (B/1-2S)
64. Adversarial Attacks Against Deep Neural Networks In Wearable Cameras
65. Air Quality Prediction in Office Rooms (1-2S/M)
66. Alias-Free Oscillator Synchronization for Arbitrary Waveforms
67. Aliasing-Free Wavetable Music Synthesizer
68. All-Digital In-Memory Processing
69. All the flavours of FFT on MemPool (1-2S/B)
70. Ambient RF Energy harvesting for Wireless Sensor Network
71. An Efficient Compiler Backend for Snitch (1S/B)
72. An Energy Efficient Brain-Computer Interface using Mr.Wolf
73. An FPGA-Based Evaluation Platform for Mobile Communications
74. An FPGA-Based Testbed for 3G Mobile Communications Receivers
75. An Industrial-grade Bluetooth LE Mesh Network Solution
76. An RPC DRAM Implementation for Energy-Efficient ASICs (1-2S)
77. An Ultra-Compact High-Power CMOS Power Amplifier for Millimeter-Wave 5G Communications
78. An Ultra-Low-Power Neuromorphic Spiking Neuron Design
79. An all Standard-Cell Based Energy Efficient HW Accelerator for DSP and Deep Learning Applications
80. Analog
81. AnalogInt
82. Analog Compute-in-Memory Accelerator Interface and Integration
83. Analog IC Design
84. Analog Layout Engine
85. Analog building blocks for mmWave manipulation
86. Analysis and Design of Power Efficient RF/ mm-Wave LC-tank Oscillator in 28nm for 5G communication applications
87. Analysis of Low-Power Wide Area Network Technologies for the Internet of Things
88. Andrea Cossettini
89. Andreas Kurth
90. Android Software Design
91. Android reliability governor
92. Application Specific Frequency Synthesizers (Analog/Digital PLLs)
93. Approximate Matrix Multiplication based Hardware Accelerator to achieve the next 10x in Energy Efficiency: Full System Intregration
94. Approximate Matrix Multiplication based Hardware Accelerator to achieve the next 10x in Energy Efficiency: Training Strategy And Algorithmic optimizations
95. Ara: Update PULP's Vector Processor with the recent RISC-V Vector Extension Development
96. Artificial Reverberation for Embedded Systems
97. Assessment of novel photovoltaic architectures by circuit simulation
98. Atretter
99. Audio
100. Audio DAC Conversion Jitter Measurement System

View (previous 50 | next 50) (20 | 50 | 100 | 250 | 500)