Difference between revisions of "Main Page"
From iis-projects
Line 2: | Line 2: | ||
In this page you will find student and research projects at the [http://www.iis.ee.ethz.ch Integrated Systems Laboratory] of the [http://www.ethz.ch ETH Zurich]. | In this page you will find student and research projects at the [http://www.iis.ee.ethz.ch Integrated Systems Laboratory] of the [http://www.ethz.ch ETH Zurich]. | ||
+ | |||
+ | <DynamicPageList> | ||
+ | category = Digital | ||
+ | </DynamicPageList> | ||
+ | |||
This page is currently under development. | This page is currently under development. |
Revision as of 15:33, 16 January 2014
Welcome to the IIS Projects page
In this page you will find student and research projects at the Integrated Systems Laboratory of the ETH Zurich.
- Benchmarking RISC-V-based Accelerator Cards for Inference (multiple SA)
- Benchmarking a RISC-V-based Server on LLMs/Foundation Models (SA or MA)
- On-Device Learnable Embeddings for Acoustic Environments
- On-Device Federated Continual Learning on Nano-Drone Swarms
- ASR-Waveformer
- A RISC-V ISA Extension for Scalar Chaining in Snitch (M)
- Extending our FPU with Internal High-Precision Accumulation (M)
- Extreme-Edge Experience Replay for Keyword Spotting
- Building an RTL top level for a Mempool-based Heterogeneous SoC (M/1-3S)
- Extending the HERO RISC-V HPC stack to support multiple devices on heterogeneous SoCs (M/1-3S)
- Writing a Hero runtime for EPAC (1-3S/B)
- FPGA mapping of RPC DRAM
- GPT on the edge
- Exploratory Development of a Unified Foundational Model for Multi Biosignal Analysis
- Deep Learning Based Anomaly Detection in ECG Signals Using Foundation Models
- Pretraining Foundational Models for EEG Signal Analysis Using Open Source Large Scale Datasets
- Modeling FlooNoC in GVSoC (S/M)
- Advanced Data Movers for Modern Neural Networks
- Designing a Fault-Tolerant On-Chip Interconnect (1-2S/M)
- Implementation of an Accelerator for Retentive Networks (1-2S)
- Investigation of Quantization Strategies for Retentive Networks (1S)
- Hardware Exploration of Shared-Exponent MiniFloats (M)
- Fault-Tolerant Floating-Point Units (M)
- Efficient collective communications in FlooNoC (1M)
- Low Precision Ara for ML
- Scaleout Study on Interleaved Memory Transfers in Huge Manycore Systems with Multiple HBM Channels (M/1-3S)
- Taping a Safer Silicon Implementation of Snitch (M/2-3S)
- Creating an At-memory Low-overhead Bufferless Matrix Transposition Accelerator (1-3S/B)
- Design of a Scalable High-Performance and Low-Power Interface Based on the I3C Protocol (1-3S/B)
- A RISC-V fault-tolerant many-core accelerator for 5G Non-Terrestrial Networks (1-2S/B)
- Advanced Physical Design: Reinforcement Learning for Macro Placement and Mix-Placer (B/1-2S)
- Vector-based Manycore HPC Cluster Exploration for 5G Communication Algorithm (1-2M)
- EEG-based drowsiness detection
- In-ear EEG signal acquisition
- EEG earbud
- NeuroSoC RISC-V Component (M/1-2S)
- Streaming Layer Normalization in ITA (M/1-2S)
- 3D Matrix Multiplication Unit for ITA (1S)
- Scan Chain Fault Injection in a PULP SoC (1S)
- Physical Implementation of ITA (2S)
- Routing 1000s of wires in Network-on-Chips (1-2S/M)
- Network-off-Chip (M)
- Network-on-Chip for coherent and non-coherent traffic (M)
- Designing a Scalable Miniature I/O DMA (1-2B/1-3S/M)
- Reliability by Switching the Embedded ISA in Ibex (1-2S/B/1M)
- Realtime Gaze Tracking on Siracusa
- Development Of An FPGA-Based Optoacoustic Image Reconstruction Platform for Clinical Applications
- Ultrasound measurement of microbubble stiffness for in situ detection of protease activity in clinical settings
- Ultrasound-EMG combined hand gesture recognition
- System Emulation for AR and VR devices
- Learning at the Edge with Hardware-Aware Algorithms
- RedCap-5G for IOT application on prototype taped-out silicon
- Accelerating Matrix Multiplication on a 216-core MPSoC (1M)
- Audio Visual Speech Recognition (1S/1M)
- Audio Visual Speech Separation (1S/1M)
- Creating A Boundry Scan Generator (1-3S/B/2-3G)
- Evaluating The Use of Snitch In The PsPIN RISC-V In-network Accelerator (M)
- Creating A Technology-independent USB1.0 Host Implementation Targetting ASICSs (1-3S/B)
- Advanced EEG glasses
- Softmax for Transformers (M/1-2S)
- Transformer Deployment on Heterogeneous Many-Core Systems
- A RISC-V ISA Extension for Pseudo Dual-Issue Monte Carlo in Snitch (1M/2S)
- Implementation of a Cache Reliability Mechanism (1S/M)
- Optimal routing for 2D Mesh-based Analog Compute-In-Memory Accelerator Architecture (IBM-Zurich)
- Skin Coupling Media Characterization For Fitness Tracker Applications (1 B/S)
- Integrating Ultrasound Technology into a Fitness Tracking Device (1M, 2 B/S)
- On - Device Continual Learning for Seizure Detection on GAP9
- Testbed Design for Self-sustainable IoT Sensors
- Towards Flexible and Printable Wearables
- Modular Distributed Data Collection Platform
- Cycle-Accurate Event-Based Simulation of Snitch Core
- Smart Goggles for Visual In-Action Feedback in Ski Jumping (1 M 1-2B/S)
- Wireless In Action Data Streaming in Ski Jumping (1 B/S)
- Real-time Linux on RISC-V
- A FPGA-based data streaming system that enables real-time monitoring of cell culture and neuroactivities
- On-Board Software for PULP on a Satellite
- Object Detection and Tracking on the Edge
- Design of a Low Power Smart Sensing Multi-modal Vision Platform
- Design of a High-performance Hybrid PTZ for Multimodal Vision Systems
- Integrating an Open-Source Double-Precision Floating-Point DivSqrt Unit into CVFPU (1S)
- A reduction-capable AXI XBAR for fast M-to-1 communication (1M)
- Energy Efficient AXI Interface to Serial Link Physical Layer
- Continual Learning for Adaptive EEG Monitoring in Epileptic Seizure Detection
- User:Sarjmandpour
- Energy Efficient Serial Link
- Adaptively Controlled Polarization And Hysteresis Curve Tracing For Polymer Piezoelectrics (1 S/B)
- Development Of A Test Bed For Ultrasonic Transducer Characterization (1 S/B)
- BirdGuard
- ML based Quantitative Movement Analysis on a Portable IoT Camera (1-2S/B)
- Multisensory system for performance analysis in ski jumping (M/1-2S/B)
- Audio Visual Speech Separation and Recognition (1S/1M)
- Predict eye movement through brain activity
- Feature Extraction and Architecture Clustering for Keyword Spotting (1S)
- Design of a CAN Interface to Enable Reliable Sensors-to-Processors Communication for Automotive-oriented Embedded Applications (1M)
- Design of an Energy-Efficient Ethernet Interface for Linux-capable Systems
- Design of a Reconfigurable Vector Processor Cluster for Area Efficient Radar Processing (1M)
- Design of an Area-Optimized Soft-Error Resilient Processing Core for Safety-Critical Systems (1M)
- Implementation of a Coherent Application-Class Multicore System (1-2S)
- Resource Partitioning of Caches
- Resource Partitioning of RPC DRAM
- Bandwidth Efficient NEureka
- Vector-based Parallel Programming Optimization of Communication Algorithm (1-2S/B)
- Finalizing and Releasing Our Open-source AXI4 IPs (1-3S/B/2-3G)
- Extending Our DMA Architecture with SiFives TileLink Protocol (1-3S/B)
- Big Data Analytics Benchmarks for Ara
- Investigating the Cost of Special-Case Handling in Low-Precision Floating-Point Dot Product Units (1S)
- Enhancing Our DMA Engine With Virtual Memory (M/1-3S/B)
- Creating a Compact Power Supply and Monitoring System for the Occamy Chip (1-3S/B/2-3G)
- Design and Implementation of a Fully-digital Platform-independent Integrated Temperature Sensor Enabling DVFS in Open-source Tapeouts (1-3S/B)
- Towards a High-performance Open-source Verification Suite for AXI-based Systems (M/1-3S/B)
- All the flavours of FFT on MemPool (1-2S/B)
- AXI-based Network on Chip (NoC) system
- User:Cioflanc
- Towards a Technology-independent and Synthesizable AXI4 Performance Monitoring and Throttling Unit (1-2S)
- Enabling Efficient Systolic Execution on MemPool (M)
- Radiation Testing of a PULP ASIC
- Virtual Memory Ara
- Ultrasound image data recycler
- Runtime partitioning of L1 memory in Mempool (M)
- GDBTrace: A Post-Simulation Trace-Based RISC-V GDB Debugging Server (1S)
- Benchmarking a heterogeneous 217-core MPSoC on HPC applications (M/1-3S)
- Extended Verification for Ara
- Approximate Matrix Multiplication based Hardware Accelerator to achieve the next 10x in Energy Efficiency: Full System Intregration
- Ultrasound based hand gesture recognition
- Development of statistics and contention monitoring unit for PULP
- Design of combined Ultrasound and PPG systems
- Design of a Prototype Chip with Interleaved Memory and Network-on-Chip
- A Flexible FPGA-Based Peripheral Platform Extending Linux-Capable Systems on Chip (1-3S/B)
- Improving SystemVerilog Support for Free And Open-Source EDA Tools (1-3S/B)
- MCU Bus and Memory Generator: implementation of a Highly Configurable bus and memory subsystem for a RISC-V based microcontroller.
- Accelerating Stencil Workloads on Snitch using ISSRs (1-2S/B)
- An Efficient Compiler Backend for Snitch (1S/B)
- Efficient Execution of Transformers in RISC-V Vector Machines with Custom HW acceleration (M)
- Implementing Configurable Dual-Core Redundancy
- Running Rust on PULP
- Optimizing the Pipeline in our Floating Point Architectures (1S)
- PULP Freertos with LLVM
- Zephyr RTOS on PULP
- Integration Of A Smart Vision System
- Developing a Transposition Unit to Accelerate ML Workloads (1-3S/B)
- Towards Formal Verification of the iDMA Engine (1-3S/B)
- Event-based navigation on autonomous nano-drones
- Modeling High Bandwidth Memory for Rapid Design Space Exploration (1-3S/B)
- Spatz grows wings: Physical Implementation of a Vector-Powered Manycore System (2S)
- Creating a Free and Open-Source Verification Environment for Our New DMA Engine (1-3S/B)
- Fitting Power Consumption of an IP-based HLS Approach to Real Hardware (1-3S)
- Extension and Evaluation of TinyDMA (1-2S/B/2-3G)
- Improving datarate and efficiency of ultra low power wearable ultrasound
- A Novel Execution Scheme for Ultra-tiny CNNs Aboard Nano-UAVs
- Battery indifferent wearable Ultrasound
- Design of combined Ultrasound and Electromyography systems
- Wearable Ultrasound for Artery monitoring
- Ultrasound Doppler system development
- Exploring NAS spaces with C-BRED
- Bridging QuantLab with LPDNN
- Machine Learning for extracting Muscle features from Ultrasound raw data
- Improved Collision Avoidance for Nano-drones
- Autonomous Mapping with Nano-Drones UWB and Novel Depth Sensors
- Autonomous Obstacle Avoidance with Nano-Drones and Novel Depth Sensors
- New RVV 1.0 Vector Instructions for Ara
- User:Prasadar
- Triple-Core PULPissimo
- Deep Learning-based Global Local Planner for Autonomous Nano-drones
- Ultra-wideband Concurrent Ranging
- Smart e-glasses for concealed recording of EEG signals
- Fast Accelerator Context Switch for PULP
- PULP’s CLIC extensions for fast interrupt handling
- Neural Architecture Search using Reinforcement Learning and Search Space Reduction
- Visualization of Neural Architecture Search Spaces
- Wireless EEG Acquisition and Processing
- Self Aware Epilepsy Monitoring
- Enhancing our DMA Engine with Fault Tolerance
- Enhancing our DMA Engine with Vector Processing Capabilities (1-2S/B)
- Watchdog Timer for PULP
- Serverless Benchmarks on RISC-V (M)
- Peripheral Event Linking System for Real-time Capable Energy Efficient SoCs
- Designing a Power Management Unit for PULP SoCs
- SCMI Support for Power Controller Subsystem
- Streaming Integer Extensions for Snitch (M/1-2S)
- Implementing DSP Instructions in Banshee (1S)
- A Unified Compute Kernel Library for Snitch (1-2S)
- Non-blocking Algorithms in Real-Time Operating Systems
- User:Fischeti
- Adding Linux Support to our DMA Engine (1-2S/B)
- Counter-based Fast Power Estimation using FPGAs (M/1-3S)
- Integrating Hardware Accelerators into Snitch (1S)
- Flexfloat DL Training Framework
- CLIC for the CVA6
- Augmenting Our IPs with AXI Stream Extensions (M/1-2S)
- Mixed-Precision Neural Networks for Brain-Computer Interface Applications
- Ultra low power wearable ultrasound probe
- Resource-Constrained Few-Shot Learning for Keyword Spotting (1S)
- Feature Extraction for Speech Recognition (1S)
- Probing the limits of fake-quantised neural networks
- Analog Compute-in-Memory Accelerator Interface and Integration
- Machine Learning for extracting Muscle features using Ultrasound 2
- EEG artifact detection with machine learning
- Design of Time-Encoded Spiking Neural Networks (IBM-Zurich)
- EEG artifact detection for epilepsy monitoring
- Efficient Memory Stream Handling in RISC-V-based Systems (M/1-2S)
This page is currently under development.