Pages without language links
From iis-projects
The following pages do not link to other language versions.
Showing below up to 100 results in range #451 to #550.
View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)
- ISA extensions in the Snitch Processor for Signal Processing (M)
- Ibex: Bit-Manipulation Extension
- Ibex: FPGA Optimizations
- Ibex: Tightly-Coupled Accelerators and ISA Extensions
- IcySoC
- Image Sensor Interface and Pre-processing
- Image and Video Processing
- Implementation of Computationally Efficient Scattering Mechanisms for Periodic Devices and 2D Materials
- Implementation of a 2-D model for Li-ion batteries
- Implementation of a Cache Reliability Mechanism (1S/M)
- Implementation of a Coherent Application-Class Multicore System (1-2S)
- Implementation of a Heterogeneous System for Image Processing on an FPGA
- Implementation of a Heterogeneous System for Image Processing on an FPGA (S)
- Implementation of a NB-IoT Positioning System
- Implementation of a Small and Energy-Efficient RISC-V-based Vector Accelerator (1M)
- Implementation of an AES Hardware Processing Engine (B/S)
- Implementation of an Accelerator for Retentive Networks (1-2S)
- Implementation of the RISC-V Bit Manipulation (RVB) extensions for our RI5CY core
- Implementation of the RISC-V Bit Manipulation (RVB) extensions for our RISC-V core
- Implementing A Low-Power Sensor Node Network
- Implementing Configurable Dual-Core Redundancy
- Implementing DSP Instructions in Banshee (1S)
- Implementing Hibernation on the ARM Cortex M0
- Improved Collision Avoidance for Nano-drones
- Improved Reacquisition for the 5G Cellular IoT
- Improved State Estimation on PULP-based Nano-UAVs
- Improving Cold-Start in Batteryless And Energy Harvesting Systems
- Improving Resiliency of Hyperdimensional Computing
- Improving Scene Labeling with Hyperspectral Data
- Improving SystemVerilog Support for Free And Open-Source EDA Tools (1-3S/B)
- Improving datarate and efficiency of ultra low power wearable ultrasound
- Improving our Smart Camera System
- In-ear EEG signal acquisition
- Indoor Positioning with Bluetooth
- Indoor Smart Tracking of Hospital instrumentation
- Inductive Charging Circuit for Implantable Devices
- Influence of the Initial FilamentGeometry on the Forming Step in CBRAM
- Influence of the Initial Filament Geometry on the Forming Step in CBRAM
- Influence of the Initial Filament Geometry on the Forming Step in CBRAM.
- Infrared Wake Up Radio
- Integrated Devices, Electronics, And Systems
- Integrated Information Processing
- Integrated silicon photonic structures
- Integrated silicon photonic structures-Lumiphase
- Integrating Hardware Accelerators into Snitch
- Integrating Hardware Accelerators into Snitch (1S)
- Integrating Ultrasound Technology into a Fitness Tracking Device (1M, 2 B/S)
- Integrating an Open-Source Double-Precision Floating-Point DivSqrt Unit into CVFPU (1S)
- Integration Of A Smart Vision System
- Intelligent Disaster Early-Warning System (1-2S/M)
- Intelligent Power Management Unit (iPMU)
- Interfacing PULP with a Brain-Inspired Ultra-Low Power Spiking Cochlea
- Interference Cancellation for EC-GSM-IoT
- Interference Cancellation for Evolved EDGE on the RazorEDGE baseband ASIC
- Interference Cancellation for the cellular Internet of Things
- Internet of Things Network Synchronizer
- Internet of Things SoC Characterization
- Investigating the Cost of Special-Case Handling in Low-Precision Floating-Point Dot Product Units (1S)
- Investigation of Metal Diffusion in Oxides for CBRAM Applications
- Investigation of Quantization Strategies for Retentive Networks (1S)
- Investigation of Redox Processes in CBRAM
- Investigation of the high-performance multi-threaded OoO IBM A2O Core (1-3S)
- Investigation of the source starvation effect in III-V MOSFET
- IoT Turbo Decoder
- Jammer-Resilient Synchronization for Wireless Communications
- Jammer Mitigation Meets Machine Learning
- Karim Badawi
- Kinetic Energy Harvesting For Autonomous Smart Watches
- Knowledge Distillation for Embedded Machine Learning
- LAPACK/BLAS for FPGA
- LLVM and DaCe for Snitch (1-2S)
- LTE-Advanced RF Front-end Design in 28nm CMOS Technology
- LTE IoT Network Synchronization
- Learning Image Compression with Convolutional Networks
- Learning Image Decompression with Convolutional Networks
- Learning at the Edge with Hardware-Aware Algorithms
- Level Crossing ADC For a Many Channels Neural Recording Interface
- Libria
- LightProbe
- LightProbe - 192cha Multiplexer Stage (Rigid-Flex-PCB Project)
- LightProbe - 200G Remote DMA for GPU FPGA Data Transfers
- LightProbe - CNN-Based-Image-Reconstruction
- LightProbe - Design of a High-Speed Optical Link
- LightProbe - Frontend Firmware and Control Side Channel
- LightProbe - Implementation of compressed-sensing algorithms
- LightProbe - Thermal-Power aware on-head Beamforming
- LightProbe - Ultracompact Power Supply PCB
- LightProbe - WIFI extension (PCB)
- Linux Driver for built-in ADC using DMA and Programmable Real-Time Unit (PRU) support on Beaglebone Black used as embedded HPC-performance-monitoring device
- Linux Driver for fine-grain and low overhead access to on-chip performance counters
- Low-Complexity MIMO Detection
- Low-Dropout Regulators for Magnetic Resonance Imaging
- Low-Energy Cluster-Coupled Vector Coprocessor for Special-Purpose PULP Acceleration
- Low-Power Environmental Sensing
- Low-Power Time Synchronization for IoT Applications
- Low-Resolution 5G Beamforming Codebook Design
- Low-power Clock Generation Solutions for 65nm Technology
- Low-power Temperature-insensitive Timer
- Low-power chip-to-chip communication network
- Low-power time synchronization for IoT applications