Personal tools

Pages without language links

From iis-projects

Jump to: navigation, search

The following pages do not link to other language versions.

Showing below up to 100 results in range #601 to #700.

View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)

  1. Nanoscale Hybrid III-V Plasmonic Laser for Low-Power Photonic ICs
  2. Near-Memory Training of Neural Networks
  3. Near-Optimal Reduced-Complexity Sequence Detectors for TD-HSPA
  4. Network-off-Chip (M)
  5. Network-on-Chip for coherent and non-coherent traffic (M)
  6. Neural Architecture Search using Reinforcement Learning and Search Space Reduction
  7. Neural Network Algorithms and Interfaces with Accelerators for Embedded Platforms with Real World Applications
  8. Neural Networks Framwork for Embedded Plattforms
  9. Neural Processing
  10. Neural Recording Interface and Signal Processing
  11. Neural Recording Interface and Spike Sorting Algorithm
  12. NeuroSoC RISC-V Component (M/1-2S)
  13. Neuromorphic Intelligence In An Embedded System in Collaboration with AiCTX
  14. New RVV 1.0 Vector Instructions for Ara
  15. Next-Gen Ultrasound Imaging Systems (Industry Student Projects & PhD Opportunity)
  16. NextGenChannelDec
  17. Next Generation Channel Decoder
  18. Next Generation Synchronization Signals
  19. Nils Wistoff
  20. Noise Figure Measurement for Cryogenic System
  21. Non-binary LDPC Decoder for Deep-Space Optical Communications
  22. Non-blocking Algorithms in Real-Time Operating Systems
  23. Norbert Felber
  24. Novel Metastability Mitigation Technique
  25. Novel Methods for Jammer Mitigation
  26. OTDOA Positioning for LTE Cat-M
  27. Object Detection and Tracking on the Edge
  28. On-Board Software for PULP on a Satellite
  29. On-Device Federated Continual Learning on Nano-Drone Swarms
  30. On-Device Learnable Embeddings for Acoustic Environments
  31. On-Device Training Sparse Sub-Tensor Update Scheme Optimization for CNN-based tasks
  32. On-Device Training Sparse Sub-Tensor Update Scheme Optimization for CNN-based tasks (SA or MA)
  33. On-chip clock synthesizer design and porting
  34. On - Device Continual Learning for Seizure Detection on GAP9
  35. Online Learning of User Features (1S)
  36. OpenRISC SoC for Sensor Applications
  37. Open Power-On Chip Controller Study and Integration
  38. Open Source Baseband Firmware for 2G Cellular Networks
  39. Optimal System Duty Cycling
  40. Optimal System Duty Cycling for a Mobile Health Platform
  41. Optimal routing for 2D Mesh-based Analog Compute-In-Memory Accelerator Architecture (IBM-Zurich)
  42. Optimizing the Pipeline in our Floating Point Architectures (1S)
  43. Optogenetics And Game Theory Applied To Small Side Bird Using Smart Sensing
  44. Ottocore: A Minimal RISC-V Core Designed for Teaching (B/2G)
  45. Outdoor Precision Object Tracking for Rockfall Experiments
  46. PREM Intervals and Loop Tiling
  47. PREM Runtime Scheduling Policies
  48. PREM on PULP
  49. PULP
  50. PULP-Shield for Autonomous UAV
  51. PULP Freertos with LLVM
  52. PULP in space - Fault Tolerant PULP System for Critical Space Applications
  53. PULPonFPGA: Hardware L2 Cache
  54. PULPonFPGA: Lightweight Virtual Memory Support - Coherency Extensions
  55. PULPonFPGA: Lightweight Virtual Memory Support - Multi-Level TLB
  56. PULPonFPGA: Lightweight Virtual Memory Support - Page Table Walker
  57. PULPonFPGA: Lightweight Virtual Memory Support - Physically Contiguous Memory
  58. PULPonFPGA: Lightweight Virtual Memory Support - Software Cache
  59. PULP’s CLIC extensions for fast interrupt handling
  60. PVT Dynamic Adaptation in PULPv3
  61. Palm size chip NMR
  62. Pascal Hager
  63. Passive Radar for UAV Detection using Machine Learning
  64. Passive and Self Sustaining Receivers For On and Intra Body Communication For Wearable Sensors Networks
  65. Peak-to-average power Reduction
  66. Peripheral Event Linking System for Real-time Capable Energy Efficient SoCs
  67. Phase-change memory devices for emerging computing paradigms
  68. Philipp Schönle
  69. Physical Implementation of Ara, PULP's Vector Machine (1-2S)
  70. Physical Implementation of ITA (2S)
  71. Physical Implementation of MemPool, PULP's Manycore System (1M/1-2S)
  72. Physical Layer Implementation of HSPA+ 4G Mobile Transceiver
  73. Physics is looking for PULP
  74. Pirmin Vogel
  75. Positioning for the cellular Internet of Things
  76. Positioning with Wireless Signals
  77. Power Optimization in Multipliers
  78. Power Saver Mode for Cellular Internet of Things Receivers
  79. Practical Reconfigurable Intelligent Surfaces (RIS)
  80. Prasadar
  81. Praxisgerechte Berechnung von Switching Noise in VLSI-Schaltungen
  82. Precise Ultra-low-power Timer
  83. Predict eye movement through brain activity
  84. Predictable Execution
  85. Predictable Execution on GPU Caches
  86. Pressure and acoustic Smart Sensors Network for Wind Turbines Monitoring
  87. Pretraining Foundational Models for EEG Signal Analysis Using Open Source Large Scale Datasets
  88. Probabilistic training algorithms for quantized neural networks
  89. Probing the limits of fake-quantised neural networks
  90. Processing of 3D Micro-tomography data for Lithium Ion Batteries
  91. Project Meetings
  92. Project Plan
  93. Pulse Oximetry Fachpraktikum
  94. Putting Together What Fits Together - GrÆStl
  95. Quantum Key Secured 100 Gbit/s Payload Encryption and its High-Speed Network Interfaces
  96. Quantum Transport Modeling of Interband Cascade Lasers (ICL)
  97. Quantum transport in 2D heterostructures
  98. RISC-V base ISA for ultra-low-area cores (2-3G)
  99. RISC-V based Implementation of Secure Ranging According to IEEE 802.15.4z UWB
  100. RVfplib

View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)

Retrieved from "http://iis-projects.ee.ethz.ch/index.php?title=Special:WithoutInterwiki"