Short pages

Showing below up to 100 results in range #51 to #150.

View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)

51. (hist) ‎Project Plan ‎[453 bytes]
52. (hist) ‎Moritz Schneider ‎[459 bytes]
53. (hist) ‎Software ‎[473 bytes]
54. (hist) ‎Stefan Lippuner ‎[532 bytes]
55. (hist) ‎Benjamin Sporrer ‎[567 bytes]
56. (hist) ‎Philipp Schönle ‎[569 bytes]
57. (hist) ‎Design Review ‎[577 bytes]
58. (hist) ‎Nils Wistoff ‎[578 bytes]
59. (hist) ‎Mauro Salomon ‎[637 bytes]
60. (hist) ‎Cryptography ‎[645 bytes]
61. (hist) ‎Libria ‎[646 bytes]
62. (hist) ‎Karim Badawi ‎[653 bytes]
63. (hist) ‎Matthias Korb ‎[698 bytes]
64. (hist) ‎Energy Efficient Circuits and IoT Systems Group ‎[736 bytes]
65. (hist) ‎EECIS ‎[740 bytes]
66. (hist) ‎Harald Kröll ‎[764 bytes]
67. (hist) ‎Pascal Hager ‎[775 bytes]
68. (hist) ‎Research ‎[789 bytes]
69. (hist) ‎Ultrasound ‎[797 bytes]
70. (hist) ‎Federico Villani ‎[834 bytes]
71. (hist) ‎Coding Guidelines ‎[841 bytes]
72. (hist) ‎Herschmi ‎[859 bytes]
73. (hist) ‎Matheus Cavalcante ‎[890 bytes]
74. (hist) ‎Telecommunications ‎[892 bytes]
75. (hist) ‎Benjamin Weber ‎[894 bytes]
76. (hist) ‎Norbert Felber ‎[897 bytes]
77. (hist) ‎Christoph Leitner ‎[928 bytes]
78. (hist) ‎Robert Balas ‎[931 bytes]
79. (hist) ‎GRAND Hardware Implementation ‎[990 bytes]
80. (hist) ‎FPGA ‎[1,020 bytes]
81. (hist) ‎Matteo Perotti ‎[1,028 bytes]
82. (hist) ‎Andreas Kurth ‎[1,029 bytes]
83. (hist) ‎Fabian Schuiki ‎[1,031 bytes]
84. (hist) ‎Stefan Mach ‎[1,044 bytes]
85. (hist) ‎Eye tracking ‎[1,058 bytes]
86. (hist) ‎Integrated Devices, Electronics, And Systems ‎[1,058 bytes]
87. (hist) ‎Frank K. Gürkaynak ‎[1,072 bytes]
88. (hist) ‎Low-Power Time Synchronization for IoT Applications ‎[1,085 bytes]
89. (hist) ‎Physical Layer Implementation of HSPA+ 4G Mobile Transceiver ‎[1,088 bytes]
90. (hist) ‎Guillaume Mocquard ‎[1,117 bytes]
91. (hist) ‎Final Presentation ‎[1,130 bytes]
92. (hist) ‎Channel Estimation for 3GPP TD-SCDMA ‎[1,144 bytes]
93. (hist) ‎Synchronization and Power Control Concepts for 3GPP TD-SCDMA ‎[1,145 bytes]
94. (hist) ‎Michael Muehlberghuber ‎[1,160 bytes]
95. (hist) ‎An FPGA-Based Testbed for 3G Mobile Communications Receivers ‎[1,168 bytes]
96. (hist) ‎FPGA-based Implementation of a Novel Cell-Search Algorithm for Mobile Communications ‎[1,194 bytes]
97. (hist) ‎Michael Rogenmoser ‎[1,211 bytes]
98. (hist) ‎Interference Cancellation for EC-GSM-IoT ‎[1,281 bytes]
99. (hist) ‎Designing a Fault-Tolerant On-Chip Interconnect (1-2S/M) ‎[1,284 bytes]
100. (hist) ‎ASIC ‎[1,286 bytes]
101. (hist) ‎PREM on PULP ‎[1,304 bytes]
102. (hist) ‎Configurable Ultra Low Power LDO ‎[1,306 bytes]
103. (hist) ‎Exploring Algorithms for Early Seizure Detection ‎[1,329 bytes]
104. (hist) ‎SW/HW Predictability and Security ‎[1,333 bytes]
105. (hist) ‎Modeling High Bandwidth Memory for Rapid Design Space Exploration (1-3S/B) ‎[1,378 bytes]
106. (hist) ‎Extending Our DMA Architecture with SiFives TileLink Protocol (1-3S/B) ‎[1,408 bytes]
107. (hist) ‎Design of low mismatch DAC used for VAD ‎[1,409 bytes]
108. (hist) ‎Scan Chain Fault Injection in a PULP SoC (1S) ‎[1,421 bytes]
109. (hist) ‎Receiver design for the DigRF 4G high speed serial link ‎[1,431 bytes]
110. (hist) ‎Beat Cadence ‎[1,442 bytes]
111. (hist) ‎Precise Ultra-low-power Timer ‎[1,446 bytes]
112. (hist) ‎Digital Audio Processor for Cellular Applications ‎[1,448 bytes]
113. (hist) ‎Designing a Scalable Miniature I/O DMA (1-2B/1-3S/M) ‎[1,466 bytes]
114. (hist) ‎Multiuser Equalization and Detection for 3GPP TD-SCDMA ‎[1,484 bytes]
115. (hist) ‎Creating A Boundry Scan Generator (1-3S/B/2-3G) ‎[1,488 bytes]
116. (hist) ‎Design of a D-Band Variable Gain Amplifier for 6G Communication ‎[1,522 bytes]
117. (hist) ‎Positioning for the cellular Internet of Things ‎[1,525 bytes]
118. (hist) ‎ASIC Design of a Gaussian Message Passing Processor ‎[1,526 bytes]
119. (hist) ‎Pirmin Vogel ‎[1,528 bytes]
120. (hist) ‎Novel Metastability Mitigation Technique ‎[1,561 bytes]
121. (hist) ‎High resolution, low power Sigma Delta ADC ‎[1,568 bytes]
122. (hist) ‎Marco Bertuletti ‎[1,571 bytes]
123. (hist) ‎Hardware Accelerator Integration into Embedded Linux ‎[1,578 bytes]
124. (hist) ‎LightProbe - CNN-Based-Image-Reconstruction ‎[1,582 bytes]
125. (hist) ‎Hardware Support for IDE in Multicore Environment ‎[1,591 bytes]
126. (hist) ‎Developing a Transposition Unit to Accelerate ML Workloads (1-3S/B) ‎[1,597 bytes]
127. (hist) ‎Ultrasound signal processing acceleration with CUDA ‎[1,600 bytes]
128. (hist) ‎Creating A Technology-independent USB1.0 Host Implementation Targetting ASICSs (1-3S/B) ‎[1,645 bytes]
129. (hist) ‎Synchronisation and Cyclic Prefix Handling For LTE Testbed ‎[1,649 bytes]
130. (hist) ‎Audio Video Preprocessing In Parallel Ultra Low Power Platform ‎[1,650 bytes]
131. (hist) ‎Fast Wakeup From Deep Sleep State ‎[1,665 bytes]
132. (hist) ‎Fault Tolerance ‎[1,665 bytes]
133. (hist) ‎EvaLTE: A 2G/3G/4G Cellular Transceiver FMC ‎[1,679 bytes]
134. (hist) ‎Design and Implementation of a Fully-digital Platform-independent Integrated Temperature Sensor Enabling DVFS in Open-source Tapeouts (1-3S/B) ‎[1,705 bytes]
135. (hist) ‎GSM Voice Capacity Evolution - VAMOS ‎[1,707 bytes]
136. (hist) ‎Next-Gen Ultrasound Imaging Systems (Industry Student Projects & PhD Opportunity) ‎[1,722 bytes]
137. (hist) ‎Design and Implementation of a multi-mode multi-master I2C peripheral ‎[1,729 bytes]
138. (hist) ‎Creating a Free and Open-Source Verification Environment for Our New DMA Engine (1-3S/B) ‎[1,729 bytes]
139. (hist) ‎System Analysis and VLSI Design of NB-IoT Baseband Processing ‎[1,736 bytes]
140. (hist) ‎Toward Superposition of Brain-Computer Interface Models ‎[1,758 bytes]
141. (hist) ‎State-Saving @ NXP ‎[1,767 bytes]
142. (hist) ‎Creating a Compact Power Supply and Monitoring System for the Occamy Chip (1-3S/B/2-3G) ‎[1,776 bytes]
143. (hist) ‎Enhancing Our DMA Engine With Virtual Memory (M/1-3S/B) ‎[1,794 bytes]
144. (hist) ‎Power Saver Mode for Cellular Internet of Things Receivers ‎[1,795 bytes]
145. (hist) ‎Bluetooth Low Energy receiver in 65nm CMOS ‎[1,795 bytes]
146. (hist) ‎Adding Linux Support to our DMA Engine (1-2S/B) ‎[1,795 bytes]
147. (hist) ‎LTE-Advanced RF Front-end Design in 28nm CMOS Technology ‎[1,811 bytes]
148. (hist) ‎5G Cellular RF Front-end Design in 22nm CMOS Technology ‎[1,818 bytes]
149. (hist) ‎AXI-based Network on Chip (NoC) system ‎[1,825 bytes]
150. (hist) ‎Energy Efficient Serial Link ‎[1,833 bytes]

View (previous 100 | next 100) (20 | 50 | 100 | 250 | 500)