Pages with the most revisions
From iis-projects
Showing below up to 250 results in range #51 to #300.
View (previous 250 | next 250) (20 | 50 | 100 | 250 | 500)
- Approximate Matrix Multiplication based Hardware Accelerator to achieve the next 10x in Energy Efficiency: Full System Intregration (20 revisions)
- Design and VLSI Implementation of a Constrained-Viterbi Algorithm Equalizer for 3GPP TD-HSPA (20 revisions)
- Accelerator for Boosted Binary Features (20 revisions)
- Accelerator for Spatio-Temporal Video Filtering (20 revisions)
- FFT-based Convolutional Network Accelerator (19 revisions)
- Trace Debugger for custom RISC-V Core (19 revisions)
- Wireless Communication Systems for the IoT (19 revisions)
- PULP’s CLIC extensions for fast interrupt handling (19 revisions)
- 4th Generation Synchronization (19 revisions)
- Improving Scene Labeling with Hyperspectral Data (18 revisions)
- Flexfloat DL Training Framework (18 revisions)
- Low-Power Environmental Sensing (18 revisions)
- David J. Mack (18 revisions)
- ASIC Implementation of High-Throughput Next Generation Turbo Decoders (18 revisions)
- Mapping Networks on Reconfigurable Binary Engine Accelerator (18 revisions)
- VLSI Implementation of a Low-Complexity Channel Shortener for 2G EC-GSM-IoT and Evolved EDGE (18 revisions)
- Baseband Meets CPU (17 revisions)
- Energy Efficient AXI Interface to Serial Link Physical Layer (17 revisions)
- Fast Accelerator Context Switch for PULP (17 revisions)
- Energy Efficient Circuits and IoT Systems Group (17 revisions)
- Nanoscale Hybrid III-V Plasmonic Laser for Low-Power Photonic ICs (17 revisions)
- Compressed Sensing vs JPEG (17 revisions)
- A Snitch-based Compute Accelerator for HERO (17 revisions)
- BLISS - Battery-Less Identification System for Security (17 revisions)
- Streaming Integer Extensions for Snitch (M) (17 revisions - redirect page)
- Cerebellum: Design of a Programmable Smart-Peripheral for the Ariane Core (17 revisions)
- Heterogeneous SoCs (16 revisions)
- Rethinking our Convolutional Network Accelerator Architecture (16 revisions)
- Wireless In Action Data Streaming in Ski Jumping (1 B/S) (16 revisions)
- LightProbe (16 revisions)
- 3D Turbo Decoder ASIC Realization (16 revisions)
- Optimal System Duty Cycling for a Mobile Health Platform (16 revisions)
- Neural Network Algorithms and Interfaces with Accelerators for Embedded Platforms with Real World Applications (16 revisions)
- Completed (15 revisions)
- Active-Set QP Solver on FPGA (15 revisions)
- Vector Processor for In-Memory Computing (15 revisions)
- Digital Transmitter for Mobile Communications (15 revisions)
- Elliptic Curve Accelerator for zkSNARKs (15 revisions)
- Big Data Analytics Benchmarks for Ara (15 revisions)
- Advanced 5G Repetition Combining (15 revisions)
- Digital Beamforming for Ultrasound Imaging (15 revisions)
- DMA Streaming Co-processor (15 revisions)
- PULP-Shield for Autonomous UAV (15 revisions)
- Design of an LTE Module for the Internet of Things (15 revisions)
- Ultra low power wearable ultrasound probe (14 revisions)
- PULP in space - Fault Tolerant PULP System for Critical Space Applications (14 revisions)
- Application Specific Frequency Synthesizers (Analog/Digital PLLs) (14 revisions)
- ASIC Design of a Gaussian Message Passing Processor (14 revisions)
- Adaptively Controlled Polarization And Hysteresis Curve Tracing For Polymer Piezoelectrics (1 S/B) (14 revisions)
- Beamspace processing for 5G mmWave massive MIMO on GPU (14 revisions)
- HW/SW Safety and Security (14 revisions)
- Heroino: Design of the next CORE-V Microcontroller (14 revisions)
- Finite Element Simulations of Transistors for Quantum Computing (14 revisions)
- Physical Implementation of Ara, PULP's Vector Machine (1-2S) (14 revisions)
- High-speed Scene Labeling on FPGA (14 revisions)
- Towards global Brain-Computer Interfaces (13 revisions)
- Efficient collective communications in FlooNoC (1M) (13 revisions)
- Deep Learning for Brain-Computer Interface (13 revisions)
- Turbo Equalization for Cellular IoT (13 revisions)
- Physical Implementation of MemPool, PULP's Manycore System (1M/1-2S) (13 revisions)
- On-Board Software for PULP on a Satellite (13 revisions)
- Neural Recording Interface and Signal Processing (13 revisions)
- CLIC for the CVA6 (13 revisions)
- High Power Efficient Digitally Controlled Oscillator Design for Cellular IOT (13 revisions)
- Level Crossing ADC For a Many Channels Neural Recording Interface (13 revisions)
- Integrated silicon photonic structures (13 revisions)
- GUI-developement for an action-cam-based eye tracking device (13 revisions)
- LAPACK/BLAS for FPGA (13 revisions)
- Shared Correlation Accelerator for an RF SoC (13 revisions)
- StoneEDGE: An EC-GSM-IoT and Evolved EDGE PHY ASIC (13 revisions)
- On-chip clock synthesizer design and porting (13 revisions)
- Cycle-Accurate Event-Based Simulation of Snitch Core (13 revisions)
- Gomeza old project1 (13 revisions)
- Acceleration and Transprecision (13 revisions)
- A Wireless Sensor Network for a Smart LED Lighting control (13 revisions)
- Online Learning of User Features (1S) (13 revisions)
- MatPHY: An Open-Source Physical Layer Development Framework (13 revisions)
- ASIC implementation of a beamspace massive MIMO-OFDM detector for 5G/6G (13 revisions)
- ASIC implementation of an interpolation-based wideband massive MIMO detector (12 revisions)
- Design of a High-performance Hybrid PTZ for Multimodal Vision Systems (12 revisions)
- Implementation of Computationally Efficient Scattering Mechanisms for Periodic Devices and 2D Materials (12 revisions)
- Efficient Digital Signal Processing in High-Channel-Count High-Frame-Rate 3D Ultrasound Imaging Systems (12 revisions)
- Stand-Alone Edge Computing with GAP8 (12 revisions)
- Towards the Ariane Desktop: Display Output for Ariane on FPGA under Linux (S/B/G) (12 revisions)
- Real-Time Embedded Classification of Neural Activity in Rat Barrel Cortex (12 revisions)
- A RISC-V ISA Extension for Pseudo Dual-Issue Monte Carlo in Snitch (1M/2S) (12 revisions)
- PULPonFPGA: Hardware L2 Cache (12 revisions)
- Deep neural networks for seizure detection (12 revisions)
- Hardware Accelerators for Lossless Quantized Deep Neural Networks (12 revisions)
- Sensor Fusion for Rockfall Sensor Node (12 revisions)
- Ultrasound Doppler system development (12 revisions)
- Peak-to-average power Reduction (12 revisions)
- Digital Audio High Level Synthesis for FPGAs (12 revisions - redirect page)
- Spatio-Temporal Video Filtering (12 revisions)
- Investigation of Quantization Strategies for Retentive Networks (1S) (12 revisions)
- BigPULP: Multicluster Synchronization Extensions (12 revisions)
- Accelerating Matrix Multiplication on a 216-core MPSoC (1M) (12 revisions)
- Event-Driven Computing (12 revisions)
- Bridging QuantLab with LPDNN (12 revisions)
- Event-Driven Convolutional Neural Network Modular Accelerator (12 revisions)
- Investigation of Redox Processes in CBRAM (12 revisions)
- Linux Driver for built-in ADC using DMA and Programmable Real-Time Unit (PRU) support on Beaglebone Black used as embedded HPC-performance-monitoring device (12 revisions)
- Scattering Networks for Scene Labeling (12 revisions)
- Covariant Feature Detector on Parallel Ultra Low Power Architecture (12 revisions)
- Signal-Processing and Data-Compression on Beaglebone Black used as embedded HPC-performance-monitoring device (12 revisions)
- Exploring features and algorithms for ultra-low-power closed-loop systems for epilepsy control (12 revisions)
- SmartRing (12 revisions)
- Image and Video Processing (12 revisions)
- Advanced EEG glasses (11 revisions)
- FPGA acceleration of ultrasound computed tomography for in vivo tumor screening (11 revisions)
- Hardware Acceleration (11 revisions)
- Minimum Variance Beamforming for Wearable Ultrasound Probes (11 revisions)
- Design of combined Ultrasound and Electromyography systems (11 revisions)
- Baseband Processor Development for 4G IoT (11 revisions)
- Evolved EDGE Physical Layer Incremental Redundancy Architecture (11 revisions)
- Monocular Vision-based Object Following on Nano-size Robotic Blimp (11 revisions)
- Channel Estimation and Equalization for LTE Advanced (11 revisions)
- Smart Goggles for Visual In-Action Feedback in Ski Jumping (1 M 1-2B/S) (11 revisions)
- Pulse Oximetry Fachpraktikum (11 revisions)
- Design and Implementation of a multi-mode multi-master I2C peripheral (11 revisions)
- Design of combined Ultrasound and PPG systems (11 revisions)
- Feature Extraction with Binarized Descriptors: ASIC Implementation and FPGA Environment (11 revisions)
- PULPonFPGA: Lightweight Virtual Memory Support - Coherency Extensions (11 revisions)
- Towards Online Training of CNNs: Hebbian-Based Deep Learning (11 revisions)
- FPGA-Based Digital Frontend for 3G Receivers (11 revisions)
- Hardware Constrained Neural Architechture Search (11 revisions)
- Adaptively Controlled Hysteresis Curve Tracer For Polymer Ultrasonic Transducers (1 S/B) (11 revisions - redirect page)
- Audio Visual Speech Separation and Recognition (1S/1M) (11 revisions)
- Energy-Efficient Brain-Inspired Hyperdimensional Computing (11 revisions)
- Design space exploration of InP Heterojunction Bipolar Transistors (DHBTs) (11 revisions)
- LightProbe - WIFI extension (PCB) (11 revisions)
- Non-blocking Algorithms in Real-Time Operating Systems (11 revisions)
- Design and Evaluation of a Small Size Avalanche Beacon (11 revisions)
- Timing Channel Mitigations for RISC-V Cores (11 revisions)
- Interference Cancellation for EC-GSM-IoT (11 revisions)
- FPGA System Design for Computer Vision with Convolutional Neural Networks (11 revisions)
- Deep Learning-based Global Local Planner for Autonomous Nano-drones (11 revisions)
- Design of a Digital Audio Module for Ultra-Low Power Cellular Applications (11 revisions)
- Real-time Linux on RISC-V (11 revisions)
- Self-Learning Drones based on Neural Networks (11 revisions)
- All the flavours of FFT on MemPool (1-2S/B) (10 revisions)
- Self-Supervised User Positioning in Cell-Free Massive MIMO Systems (10 revisions)
- Design of Power-Noise-Efficient Discrete-Time Amplifier Using Open-Source Tools (10 revisions)
- Matteo Perotti (10 revisions)
- LightProbe - Implementation of compressed-sensing algorithms (10 revisions)
- Machine Learning for extracting Muscle features using Ultrasound (10 revisions)
- Open Source Basestation for Evolved EDGE (10 revisions - redirect page)
- Robert Balas (10 revisions)
- Enabling Standalone Operation (10 revisions)
- Time Gain Compensation for Ultrasound Imaging (10 revisions)
- PULPonFPGA: Lightweight Virtual Memory Support - Multi-Level TLB (10 revisions)
- Radiation Testing of a PULP ASIC (10 revisions)
- GSM Voice Capacity Evolution - VAMOS (10 revisions)
- SystemVerilog formatter for our LowRISC-based guidelines (2-3G) (10 revisions)
- Efficient Memory Stream Handling in RISC-V-based Systems (M/1-2S) (10 revisions)
- A Wireless Sensor Network for HPC monitoring (10 revisions)
- Wearable Ultrasound for Artery monitoring (10 revisions)
- Cell-Free mmWave Massive MIMO Communication (10 revisions)
- BigPULP: Shared Virtual Memory Multicluster Extensions (10 revisions)
- Design of a VLIW processor architecture based on RISC-V (10 revisions)
- Quest for the smallest Turing-complete core (2-3G) (10 revisions - redirect page)
- Ultrasound based hand gesture recognition (10 revisions)
- Cell Measurements for the 5G Internet of Things (10 revisions)
- Fast and Accurate Multiclass Inference for Brain–Computer Interfaces (10 revisions)
- Visualizing Functional Microbubbles using Ultrasound Imaging (10 revisions)
- Event-Driven Vision on an embedded platform (10 revisions)
- MCU Bus and Memory Generator: implementation of a Highly Configurable bus and memory subsystem for a RISC-V based microcontroller. (10 revisions)
- Design of Charge-Pump PLL in 22nm for 5G communication applications (10 revisions)
- Wearables in Fashion (10 revisions)
- ML based Quantitative Movement Analysis on a Portable IoT Camera (1-2S/B) (10 revisions)
- Gomeza old project3 (10 revisions)
- Implementation of an Accelerator for Retentive Networks (1-2S) (10 revisions)
- Bandwidth Extension with Carrier Aggregation for Mobile Gigabit-Communication (9 revisions)
- Gomeza old project4 (9 revisions)
- Real-time eye movement analysis on a tablet computer (9 revisions)
- Minimal Cost RISC-V core (9 revisions)
- Next Generation Synchronization Signals (9 revisions)
- Low-Energy Cluster-Coupled Vector Coprocessor for Special-Purpose PULP Acceleration (9 revisions)
- Feature Extraction for Speech Recognition (1S) (9 revisions)
- Machine Learning for extracting Muscle features using Ultrasound 2 (9 revisions)
- Karim Badawi (9 revisions)
- Design and Implementation of an Approximate Floating Point Unit (9 revisions)
- Ultrasound-EMG combined hand gesture recognition (9 revisions)
- Quantum Key Secured 100 Gbit/s Payload Encryption and its High-Speed Network Interfaces (9 revisions)
- Hyper-Dimensional Computing Based Predictive Maintenance (9 revisions)
- Efficient Implementation of an Active-Set QP Solver for FPGAs (9 revisions)
- Deconvolution Accelerator for On-Chip Semi-Supervised Learning (9 revisions)
- Knowledge Distillation for Embedded Machine Learning (9 revisions)
- HERO: TLB Invalidation (9 revisions)
- Hyper Meccano: Acceleration of Hyperdimensional Computing (9 revisions)
- Design of a 25 Gbps SerDes for optical chip-to-chip communication (9 revisions)
- Augmenting Our IPs with AXI Stream Extensions (M/1-2S) (9 revisions)
- Time and Frequency Synchronization in LTE Cat-0 Devices (9 revisions)
- PULPonFPGA: Lightweight Virtual Memory Support - Physically Contiguous Memory (9 revisions)
- Integrating Hardware Accelerators into Snitch (9 revisions)
- Real-Time Pedestrian Detection For Privacy Enhancement (9 revisions)
- Extension and Evaluation of TinyDMA (1-2S/B/2-3G) (9 revisions)
- Harald Kröll (9 revisions)
- Improved Reacquisition for the 5G Cellular IoT (9 revisions)
- Runtime partitioning of L1 memory in Mempool (M) (9 revisions)
- An RPC DRAM Implementation for Energy-Efficient ASICs (1-2S) (9 revisions)
- Automatic unplugging detection for Ultrasound probes (9 revisions)
- A Multiview Synthesis Core in 65 nm CMOS (9 revisions)
- DC-DC Buck converter in 65nm CMOS (9 revisions)
- Energy Efficient SoCs (9 revisions)
- Configurable Ultra Low Power LDO (9 revisions)
- Gomeza old project2 (9 revisions)
- LTE-Advanced RF Front-end Design in 28nm CMOS Technology (9 revisions)
- Improved State Estimation on PULP-based Nano-UAVs (9 revisions)
- Freedom from Interference in Heterogeneous COTS SoCs (9 revisions)
- Practical Reconfigurable Intelligent Surfaces (RIS) (9 revisions)
- Real-time View Synthesis using Image Domain Warping (9 revisions)
- Michael Rogenmoser (9 revisions)
- Hardware Accelerated Derivative Pricing (9 revisions)
- OpenRISC SoC for Sensor Applications (9 revisions)
- High performance continuous-time Delta-Sigma ADC for magnetic resonance imaging (9 revisions)
- Physical Implementation of ITA (2S) (8 revisions)
- Weekly Reports (8 revisions)
- Streaming Layer Normalization in ITA (M/1-2S) (8 revisions)
- OTDOA Positioning for LTE Cat-M (8 revisions)
- Integrating an Open-Source Double-Precision Floating-Point DivSqrt Unit into CVFPU (1S) (8 revisions)
- EvalEDGE: A 2G Cellular Transceiver FMC (8 revisions)
- Resource Partitioning of RPC DRAM (8 revisions)
- A Unified Compute Kernel Library for Snitch (1-2S) (8 revisions)
- Extend the RI5CY core with priviledge extensions (8 revisions)
- Object Detection and Tracking on the Edge (8 revisions)
- Hardware Accelerator Integration into Embedded Linux (8 revisions)
- Audio Video Preprocessing In Parallel Ultra Low Power Platform (8 revisions)
- NVDLA meets PULP (8 revisions)
- Implementation of a Cache Reliability Mechanism (1S/M) (8 revisions)
- Evaluating SoA Post-Training Quantization Algorithms (8 revisions)
- (M/1-2S): A Snitch-based Compute Accelerator for HERO (8 revisions - redirect page)
- Sandro Belfanti (8 revisions)
- Analog Compute-in-Memory Accelerator Interface and Integration (8 revisions)
- Learning at the Edge with Hardware-Aware Algorithms (8 revisions)
- Semi-Custom Digital VLSI for Processing-in-Memory (8 revisions)
- Wireless EEG Acquisition and Processing (8 revisions)
- Investigation of Metal Diffusion in Oxides for CBRAM Applications (8 revisions)
- Machine Learning on Ultrasound Images (8 revisions)
- ISA extensions in the Snitch Processor for Signal Processing (M) (8 revisions)
- An FPGA-Based Evaluation Platform for Mobile Communications (8 revisions)
- Autonomous Smart Watches: Toward an ultra low power microphone detector with events classification (8 revisions)
- Flexible Electronic Systems and Epidermal Devices (8 revisions - redirect page)
- A RISC-V fault-tolerant many-core accelerator for 5G Non-Terrestrial Networks (1-2S/B) (8 revisions)
- Pirmin Vogel (8 revisions)
- PULPonFPGA: Lightweight Virtual Memory Support - Page Table Walker (8 revisions)
- Implementing Hibernation on the ARM Cortex M0 (8 revisions)
- Evaluating the RiscV Architecture (8 revisions)
- Energy-Efficient Edge-Pursuit comparator for ultra-low power ADC (8 revisions)
- BCI-controlled Drone (8 revisions)
