Pages without language links
From iis-projects
The following pages do not link to other language versions.
Showing below up to 500 results in range #201 to #700.
View (previous 500 | next 500) (20 | 50 | 100 | 250 | 500)
- DaCe on Snitch
- Data Augmentation Techniques in Biosignal Classification
- Data Mapping for Unreliable Memories
- David J. Mack
- Deconvolution Accelerator for On-Chip Semi-Supervised Learning
- Deep-Learning Based Phoneme Recognition from a Ultra-Low Power Spiking Cochlea
- Deep Convolutional Autoencoder for iEEG Signals
- Deep Learning-based Global Local Planner for Autonomous Nano-drones
- Deep Learning Based Anomaly Detection in ECG Signals Using Foundation Models
- Deep Learning Projects
- Deep Learning for Brain-Computer Interface
- Deep Unfolding of Iterative Optimization Algorithms
- Deep neural networks for seizure detection
- Design-Space Exploration of Low-Resolution Matrix-Vector Multipliers
- Design Of A Biomarker Assay Based On Responsive Magnetic Nanoparticles
- Design Review
- Design and Evaluation of a Small Size Avalanche Beacon
- Design and Exploitation of a Test-Bench for Non-Destructive Characterization of the Susceptibility of Silicon Carbide (SiC) Power Devices to Cosmic Radiation
- Design and Implementation of Digital Spiking Neurons for Ultra-Low-Power In-Cluster Coprocessors
- Design and Implementation of a Convolutional Neural Network Accelerator ASIC
- Design and Implementation of a Fully-digital Platform-independent Integrated Temperature Sensor Enabling DVFS in Open-source Tapeouts (1-3S/B)
- Design and Implementation of a multi-mode multi-master I2C peripheral
- Design and Implementation of an Approximate Floating Point Unit
- Design and Implementation of ultra low power vision system
- Design and VLSI Implementation of a Constrained-Viterbi Algorithm Equalizer for 3GPP TD-HSPA
- Design and implementation of the front-end for a portable ionizing radiation detector
- Design of Charge-Pump PLL in 22nm for 5G communication applications
- Design of MEMs Sensor Interface
- Design of Power-Noise-Efficient Discrete-Time Amplifier Using Open-Source Tools
- Design of Scalable Event-driven Neural-Recording Digital Interface
- Design of State Retentive Flip-Flops
- Design of Streaming Data Platform for High-Speed ADC Data
- Design of Time-Encoded Spiking Neural Networks (IBM-Zurich)
- Design of a 25 Gbps SerDes for optical chip-to-chip communication
- Design of a CAN Interface to Enable Reliable Sensors-to-Processors Communication for Automotive-oriented Embedded Applications (1M)
- Design of a D-Band Variable Gain Amplifier for 6G Communication
- Design of a Digital Audio Module for Ultra-Low Power Cellular Applications
- Design of a Fused Multiply Add Floating Point Unit
- Design of a High-performance Hybrid PTZ for Multimodal Vision Systems
- Design of a Low Power Smart Sensing Multi-modal Vision Platform
- Design of a Prototype Chip with Interleaved Memory and Network-on-Chip
- Design of a Reconfigurable Vector Processor Cluster for Area Efficient Radar Processing (1M)
- Design of a Scalable High-Performance and Low-Power Interface Based on the I3C Protocol (1-3S/B)
- Design of a Scalable High-Performance and Low-Power Interface Based on the I3C Protocol (1M)
- Design of a Scalable High-Performance and Low-Power Interface Based on the I3C Protocol (B/1-3S)
- Design of a VLIW processor architecture based on RISC-V
- Design of an Area-Optimized Soft-Error Resilient Processing Core for Safety-Critical Systems (1M)
- Design of an Energy-Efficient Ethernet Interface for Linux-capable Systems
- Design of an LTE Module for the Internet of Things
- Design of an on-field adaptable pulse-processing unit for semicondutor radiation detectors
- Design of combined Ultrasound and Electromyography systems
- Design of combined Ultrasound and PPG systems
- Design of low-offset dynamic comparators
- Design of low mismatch DAC used for VAD
- Design space exploration of InP Heterojunction Bipolar Transistors (DHBTs)
- Design study of tunneling transistors based on a core/shell nanowire structures
- Designing a Fault-Tolerant On-Chip Interconnect (1-2S/M)
- Designing a Power Management Unit for PULP SoCs
- Designing a Scalable Miniature I/O DMA (1-2B/1-3S/M)
- Desing and Implementation Of Long Lasting Key Finder With Bleetooth Low Energy
- Developing High Efficiency Batteries for Electric Cars
- Developing a Transposition Unit to Accelerate ML Workloads (1-3S/B)
- Developing a small portable neutron detector for detecting smuggled nuclear material
- Development Of A Test Bed For Ultrasonic Transducer Characterization (1 S/B)
- Development Of An FPGA-Based Optoacoustic Image Reconstruction Platform for Clinical Applications
- Development of a Rockfall Sensor Node
- Development of a fingertip blood pressure sensor
- Development of a syringe label reader for the neurocritical care unit
- Development of an efficient algorithm for quantum transport codes
- Development of an implantable Force sensor for orthopedic applications
- Development of statistics and contention monitoring unit for PULP
- Digital
- DigitalUltrasoundHead
- Digital Audio Interface for Smart Intensive Computing Triggering
- Digital Audio Processor for Cellular Applications
- Digital Beamforming for Ultrasound Imaging
- Digital Control of a DC/DC Buck Converter
- Digital Medical Ultrasound Imaging
- Digital Transmitter for Cellular IoT
- Digital Transmitter for Mobile Communications
- Digitally-Controlled Analog Subtractive Sound Synthesis
- EECIS
- EEG-based drowsiness detection
- EEG artifact detection for epilepsy monitoring
- EEG artifact detection with machine learning
- EEG earbud
- Edge Computing for Long-Term Wearable Biomedical Systems
- Efficient Banded Matrix Multiplication for Quantum Transport Simulations
- Efficient Execution of Transformers in RISC-V Vector Machines with Custom HW acceleration (M)
- Efficient Implementation of an Active-Set QP Solver for FPGAs
- Efficient Memory Stream Handling in RISC-V-based Systems (M/1-2S)
- Efficient NB-IoT Uplink Design
- Efficient Search Design for Hyperdimensional Computing
- Efficient Synchronization of Manycore Systems (M/1S)
- Efficient TNN Inference on PULP Systems
- Efficient TNN compression
- Efficient collective communications in FlooNoC (1M)
- Electrically verifying a CMOS Multi-Modal Electrochemical, Impedance, and Optical Cellular Sensing Array for Massively Paralleled Exoelectrogen Screening
- Electrothermal characterization of van der Waals Heterostructures with a partial overlap
- Elliptic Curve Accelerator for zkSNARKs
- Embedded Artificial Intelligence:Systems And Applications
- Embedded Audio Source Localization Exploiting Coincidence Detection in Asynchronous Spike Streams
- Embedded Gesture Recognition Using Novel Mini Radar Sensors
- Embedded Systems and autonomous UAVs
- Enabling Efficient Systolic Execution on MemPool (M)
- Enabling Standalone Operation
- Enabling Standalone Operation for a Mobile Health Platform
- Energy-Efficient Brain-Inspired Hyperdimensional Computing
- Energy-Efficient Edge-Pursuit comparator for ultra-low power ADC
- Energy-efficient Circuits for Fully Wireless Brain-machine Interfaces
- Energy Efficient AXI Interface to Serial Link Physical Layer
- Energy Efficient Autonomous UAVs
- Energy Efficient Circuits and IoT Systems Group
- Energy Efficient Serial Link
- Energy Efficient Smart Devices For Construction Building Maintenance Hilti Collaboration
- Energy Efficient SoCs
- Energy Neutral Multi Sensors Wearable Device
- Engineering For Kids
- Enhancing Our DMA Engine With Virtual Memory (M/1-3S/B)
- Enhancing our DMA Engine with Fault Tolerance
- Enhancing our DMA Engine with Vector Processing Capabilities (1-2S/B)
- EvaLTE: A 2G/3G/4G Cellular Transceiver FMC
- EvalEDGE: A 2G Cellular Transceiver FMC
- Evaluating An Ultra low Power Vision Node
- Evaluating SoA Post-Training Quantization Algorithms
- Evaluating The Use of Snitch In The PsPIN RISC-V In-network Accelerator (M)
- Evaluating memory access pattern specializations in OoO, server-grade cores (M)
- Evaluating the RiscV Architecture
- Event-Driven Computing
- Event-Driven Convolutional Neural Network Modular Accelerator
- Event-Driven Vision on an embedded platform
- Event-based navigation on autonomous nano-drones
- Every individual on the planet should have a real chance to obtain personalized medical therapy
- Evolved EDGE Physical Layer Incremental Redundancy Architecture
- Experimental Validation of Impact Ionization Models for TCAD Simulation by a Novel Characterization Technique
- Exploitation of Inherent Error Resilience of Wireless Systems under Unreliable Silicon
- Exploration and Hardware Acceleration of Intra-Layer Mixed-Precision QNNs
- Exploratory Development of a Unified Foundational Model for Multi Biosignal Analysis
- Exploring Algorithms for Early Seizure Detection
- Exploring NAS spaces with C-BRED
- Exploring feature selection and classification algorithms for ultra-low-power closed-loop systems for epilepsy control
- Exploring features and algorithms for ultra-low-power closed-loop systems for epilepsy control
- Exploring schedules for incremental and annealing quantization algorithms
- Extend the RI5CY core with priviledge extensions
- Extended Verification for Ara
- Extending Our DMA Architecture with SiFives TileLink Protocol (1-3S/B)
- Extending our FPU with Internal High-Precision Accumulation (M)
- Extending the HERO RISC-V HPC stack to support multiple devices on heterogeneous SoCs (M/1-3S)
- Extending the RISCV backend of LLVM to support PULP Extensions
- Extension and Evaluation of TinyDMA (1-2S/B/2-3G)
- Extreme-Edge Experience Replay for Keyword Spotting
- Eye movements
- Eye tracking
- Efficient Digital Signal Processing in High-Channel-Count High-Frame-Rate 3D Ultrasound Imaging Systems
- FFT-based Convolutional Network Accelerator
- FFT HDL Code Generator for Multi-Antenna mmWave Communication
- FPGA
- FPGA-Based Digital Frontend for 3G Receivers
- FPGA-based Implementation of a Novel Cell-Search Algorithm for Mobile Communications
- FPGA-based Testbed Implementation of an Extended-Coverage Point-to-Point Communication Link for the Internet of Things
- FPGA Optimizations of Dense Binary Hyperdimensional Computing
- FPGA System Design for Computer Vision with Convolutional Neural Networks
- FPGA Testbed Implementation for Bluetooth Indoor Positioning
- FPGA acceleration of ultrasound computed tomography for in vivo tumor screening
- FPGA mapping of RPC DRAM
- Fabian Schuiki
- Fast Accelerator Context Switch for PULP
- Fast Simulation of Manycore Systems (1S)
- Fast Wakeup From Deep Sleep State
- Fast and Accurate Multiclass Inference for Brain–Computer Interfaces
- Fault-Tolerant Floating-Point Units (M)
- Fault Tolerance
- Feature Extraction and Architecture Clustering for Keyword Spotting (1S)
- Feature Extraction for Speech Recognition (1S)
- Feature Extraction with Binarized Descriptors: ASIC Implementation and FPGA Environment
- Federico Villani
- Ferroelectric Memristors for Artificial Neural Networks (IBM-Zurich)
- Final Presentation
- Final Report
- Finalizing and Releasing Our Open-source AXI4 IPs (1-3S/B/2-3G)
- Finite Element Simulations of Transistors for Quantum Computing
- Finite element modeling of electrochemical random access memory
- Fitting Power Consumption of an IP-based HLS Approach to Real Hardware (1-3S)
- Flexfloat DL Training Framework
- Flexible Electronic Systems and Embedded Epidermal Devices
- Flexible Front-End Circuit for Biomedical Data Acquisition
- Floating-Point Divide & Square Root Unit for Transprecision
- Forward error-correction ASIC using GRAND
- Frank K. Gürkaynak
- Freedom from Interference in Heterogeneous COTS SoCs
- Full-band simulations of InP/GaAsSb/InP Double Heterojunction Bipolar Transistors (DHBTs)
- GDBTrace: A Post-Simulation Trace-Based RISC-V GDB Debugging Server (1S)
- GPT on the edge
- GRAND Hardware Implementation
- GSM Voice Capacity Evolution - VAMOS
- GUI-developement for an action-cam-based eye tracking device
- Glitches Reduce Listening Time of Your iPod
- Gomeza old project1
- Gomeza old project2
- Gomeza old project3
- Gomeza old project4
- Gomeza old project5
- Graph neural networks for epileptic seizure detection
- Guillaume Mocquard
- HERO: TLB Invalidation
- HW/SW Safety and Security
- Harald Kröll
- Hardware/software co-programming on the Parallella platform
- Hardware/software codesign neural decoding algorithm for “neural dust”
- Hardware Accelerated Derivative Pricing
- Hardware Acceleration
- Hardware Accelerator Integration into Embedded Linux
- Hardware Accelerator for Model Predictive Controller
- Hardware Accelerators for Lossless Quantized Deep Neural Networks
- Hardware Constrained Neural Architechture Search
- Hardware Exploration of Shared-Exponent MiniFloats (M)
- Hardware Support for IDE in Multicore Environment
- Heroino: Design of the next CORE-V Microcontroller
- Herschmi
- Heterogeneous SoCs
- High-Resolution, Calibrated Folding ADCs
- High-Resolution Large-Bandwidth Delta-Sigma A/D Converters in Ultra-Scaled CMOS
- High-Speed Digital-to-Analog Converter (DAC) for massive MIMO testing in 65nm CMOS
- High-Speed SAR ADC for next generation wireless communication in 12nm FinFET
- High-Throughput Authenticated Encryption Architectures based on Block Ciphers
- High-Throughput Hardware Implementations of Authenticated Encryption Algorithms
- High-speed Scene Labeling on FPGA
- High-throughput Embedded System For Neurotechnology in collaboration with INI
- High Performance Cellular Receivers in Very Advanced CMOS
- High Performance Digitally-Assisted Time Domain ADC Design for DPLL used in Cellular IOT
- High Performance SoCs
- High Power Efficient Digitally Controlled Oscillator Design for Cellular IOT
- High Speed FPGA Trigger Logic for Particle Physics Experiments
- High Throughput Turbo Decoder Design
- High performance continous-time Delta-Sigma ADC for biomedical applications
- High performance continuous-time Delta-Sigma ADC for magnetic resonance imaging
- High resolution, low power Sigma Delta ADC
- Huawei Research
- Human Intranet
- Hybrid Analog/Digital Leveling Loop for Very-Low-Distortion Oscillator
- Hyper-Dimensional Computing Based Predictive Maintenance
- Hyper Meccano: Acceleration of Hyperdimensional Computing
- Hyperdimensional Computing
- Hypervisor Extension for Ariane (M)
- IBM A2O Core
- IBM Research
- IBM Research–Zurich
- IP-Based SoC Generation and Configuration (1-3S)
- IP-Based SoC Generation and Configuration (1-3S/B)
- ISA extensions in the Snitch Processor for Signal Processing (1M)
- ISA extensions in the Snitch Processor for Signal Processing (M)
- Ibex: Bit-Manipulation Extension
- Ibex: FPGA Optimizations
- Ibex: Tightly-Coupled Accelerators and ISA Extensions
- IcySoC
- Image Sensor Interface and Pre-processing
- Image and Video Processing
- Implementation of Computationally Efficient Scattering Mechanisms for Periodic Devices and 2D Materials
- Implementation of a 2-D model for Li-ion batteries
- Implementation of a Cache Reliability Mechanism (1S/M)
- Implementation of a Coherent Application-Class Multicore System (1-2S)
- Implementation of a Heterogeneous System for Image Processing on an FPGA
- Implementation of a Heterogeneous System for Image Processing on an FPGA (S)
- Implementation of a NB-IoT Positioning System
- Implementation of a Small and Energy-Efficient RISC-V-based Vector Accelerator (1M)
- Implementation of an AES Hardware Processing Engine (B/S)
- Implementation of an Accelerator for Retentive Networks (1-2S)
- Implementation of the RISC-V Bit Manipulation (RVB) extensions for our RI5CY core
- Implementation of the RISC-V Bit Manipulation (RVB) extensions for our RISC-V core
- Implementing A Low-Power Sensor Node Network
- Implementing Configurable Dual-Core Redundancy
- Implementing DSP Instructions in Banshee (1S)
- Implementing Hibernation on the ARM Cortex M0
- Improved Collision Avoidance for Nano-drones
- Improved Reacquisition for the 5G Cellular IoT
- Improved State Estimation on PULP-based Nano-UAVs
- Improving Cold-Start in Batteryless And Energy Harvesting Systems
- Improving Resiliency of Hyperdimensional Computing
- Improving Scene Labeling with Hyperspectral Data
- Improving SystemVerilog Support for Free And Open-Source EDA Tools (1-3S/B)
- Improving datarate and efficiency of ultra low power wearable ultrasound
- Improving our Smart Camera System
- In-ear EEG signal acquisition
- Indoor Positioning with Bluetooth
- Indoor Smart Tracking of Hospital instrumentation
- Inductive Charging Circuit for Implantable Devices
- Influence of the Initial FilamentGeometry on the Forming Step in CBRAM
- Influence of the Initial Filament Geometry on the Forming Step in CBRAM
- Influence of the Initial Filament Geometry on the Forming Step in CBRAM.
- Infrared Wake Up Radio
- Integrated Devices, Electronics, And Systems
- Integrated Information Processing
- Integrated silicon photonic structures
- Integrated silicon photonic structures-Lumiphase
- Integrating Hardware Accelerators into Snitch
- Integrating Hardware Accelerators into Snitch (1S)
- Integrating Ultrasound Technology into a Fitness Tracking Device (1M, 2 B/S)
- Integrating an Open-Source Double-Precision Floating-Point DivSqrt Unit into CVFPU (1S)
- Integration Of A Smart Vision System
- Intelligent Disaster Early-Warning System (1-2S/M)
- Intelligent Power Management Unit (iPMU)
- Interfacing PULP with a Brain-Inspired Ultra-Low Power Spiking Cochlea
- Interference Cancellation for EC-GSM-IoT
- Interference Cancellation for Evolved EDGE on the RazorEDGE baseband ASIC
- Interference Cancellation for the cellular Internet of Things
- Internet of Things Network Synchronizer
- Internet of Things SoC Characterization
- Investigating the Cost of Special-Case Handling in Low-Precision Floating-Point Dot Product Units (1S)
- Investigation of Metal Diffusion in Oxides for CBRAM Applications
- Investigation of Quantization Strategies for Retentive Networks (1S)
- Investigation of Redox Processes in CBRAM
- Investigation of the high-performance multi-threaded OoO IBM A2O Core (1-3S)
- Investigation of the source starvation effect in III-V MOSFET
- IoT Turbo Decoder
- Jammer-Resilient Synchronization for Wireless Communications
- Jammer Mitigation Meets Machine Learning
- Karim Badawi
- Kinetic Energy Harvesting For Autonomous Smart Watches
- Knowledge Distillation for Embedded Machine Learning
- LAPACK/BLAS for FPGA
- LLVM and DaCe for Snitch (1-2S)
- LTE-Advanced RF Front-end Design in 28nm CMOS Technology
- LTE IoT Network Synchronization
- Learning Image Compression with Convolutional Networks
- Learning Image Decompression with Convolutional Networks
- Learning at the Edge with Hardware-Aware Algorithms
- Level Crossing ADC For a Many Channels Neural Recording Interface
- Libria
- LightProbe
- LightProbe - 192cha Multiplexer Stage (Rigid-Flex-PCB Project)
- LightProbe - 200G Remote DMA for GPU FPGA Data Transfers
- LightProbe - CNN-Based-Image-Reconstruction
- LightProbe - Design of a High-Speed Optical Link
- LightProbe - Frontend Firmware and Control Side Channel
- LightProbe - Implementation of compressed-sensing algorithms
- LightProbe - Thermal-Power aware on-head Beamforming
- LightProbe - Ultracompact Power Supply PCB
- LightProbe - WIFI extension (PCB)
- Linux Driver for built-in ADC using DMA and Programmable Real-Time Unit (PRU) support on Beaglebone Black used as embedded HPC-performance-monitoring device
- Linux Driver for fine-grain and low overhead access to on-chip performance counters
- Low-Complexity MIMO Detection
- Low-Dropout Regulators for Magnetic Resonance Imaging
- Low-Energy Cluster-Coupled Vector Coprocessor for Special-Purpose PULP Acceleration
- Low-Power Environmental Sensing
- Low-Power Time Synchronization for IoT Applications
- Low-Resolution 5G Beamforming Codebook Design
- Low-power Clock Generation Solutions for 65nm Technology
- Low-power Temperature-insensitive Timer
- Low-power chip-to-chip communication network
- Low-power time synchronization for IoT applications
- Low Latency Brain-Machine Interfaces
- Low Power Embedded Systems
- Low Power Embedded Systems and Wireless Sensors Networks
- Low Power Geolocalization And Indoor Localization
- Low Power Neural Network For Multi Sensors Wearable Devices
- Low Power One bit Microphone for Acoustic Imaging Using A Parallel Processor
- Low Precision Ara for ML
- Low Resolution Neural Networks
- MCU Bus and Memory Generator: implementation of a Highly Configurable bus and memory subsystem for a RISC-V based microcontroller.
- ML based Quantitative Movement Analysis on a Portable IoT Camera (1-2S/B)
- Machine Learning Assisted Direct Synthesis of Passive Networks
- Machine Learning for extracting Muscle features from Ultrasound raw data
- Machine Learning for extracting Muscle features using Ultrasound
- Machine Learning for extracting Muscle features using Ultrasound 2
- Machine Learning on Ultrasound Images
- Main Page
- Make Cellular Internet of Things Receivers Smart
- Manycore System on FPGA (M/S/G)
- Mapping Networks on Reconfigurable Binary Engine Accelerator
- Marco Bertuletti
- MatPHY: An Open-Source Physical Layer Development Framework
- Matheus Cavalcante
- Matteo Perotti
- Matthias Korb
- Mattia
- Mauro Salomon
- MemPool on HERO
- MemPool on HERO (1S)
- Memory Augmented Neural Networks in Brain-Computer Interfaces
- Michael Muehlberghuber
- Michael Rogenmoser
- Minimal Cost RISC-V core
- Minimum Variance Beamforming for Wearable Ultrasound Probes
- Mixed-Precision Neural Networks for Brain-Computer Interface Applications
- Mixed-Signal Circuit Design
- Mixed Signal IC Design
- Modeling FlooNoC in GVSoC (S/M)
- Modeling High Bandwidth Memory for Rapid Design Space Exploration (1-3S/B)
- Modular Distributed Data Collection Platform
- Modular Frequency-Modulation (FM) Music Synthesizer
- Molecular Binding Kinetics Modelling of NO2 on Graphene/hBN Heterostructure
- Monocular Vision-based Object Following on Nano-size Robotic Blimp
- Moritz Schneider
- Multi-Band Receiver Design for LTE Mobile Communication
- Multi-Modal Environmental Sensing With GAP9 (1-2S)
- Multi issue OoO Ariane Backend (M)
- Multisensory system for performance analysis in ski jumping (M/1-2S/B)
- Multiuser Equalization and Detection for 3GPP TD-SCDMA
- NAND Flash Open Research Platform
- NORX - an AEAD algorithm for the CAESAR competition
- NVDLA meets PULP
- Nanoelectrode array biosensors - programmable non-overlapping clocks generator project
- Nanoscale Hybrid III-V Plasmonic Laser for Low-Power Photonic ICs
- Near-Memory Training of Neural Networks
- Near-Optimal Reduced-Complexity Sequence Detectors for TD-HSPA
- Network-off-Chip (M)
- Network-on-Chip for coherent and non-coherent traffic (M)
- Neural Architecture Search using Reinforcement Learning and Search Space Reduction
- Neural Network Algorithms and Interfaces with Accelerators for Embedded Platforms with Real World Applications
- Neural Networks Framwork for Embedded Plattforms
- Neural Processing
- Neural Recording Interface and Signal Processing
- Neural Recording Interface and Spike Sorting Algorithm
- NeuroSoC RISC-V Component (M/1-2S)
- Neuromorphic Intelligence In An Embedded System in Collaboration with AiCTX
- New RVV 1.0 Vector Instructions for Ara
- Next-Gen Ultrasound Imaging Systems (Industry Student Projects & PhD Opportunity)
- NextGenChannelDec
- Next Generation Channel Decoder
- Next Generation Synchronization Signals
- Nils Wistoff
- Noise Figure Measurement for Cryogenic System
- Non-binary LDPC Decoder for Deep-Space Optical Communications
- Non-blocking Algorithms in Real-Time Operating Systems
- Norbert Felber
- Novel Metastability Mitigation Technique
- Novel Methods for Jammer Mitigation
- OTDOA Positioning for LTE Cat-M
- Object Detection and Tracking on the Edge
- On-Board Software for PULP on a Satellite
- On-Device Federated Continual Learning on Nano-Drone Swarms
- On-Device Learnable Embeddings for Acoustic Environments
- On-Device Training Sparse Sub-Tensor Update Scheme Optimization for CNN-based tasks
- On-Device Training Sparse Sub-Tensor Update Scheme Optimization for CNN-based tasks (SA or MA)
- On-chip clock synthesizer design and porting
- On - Device Continual Learning for Seizure Detection on GAP9
- Online Learning of User Features (1S)
- OpenRISC SoC for Sensor Applications
- Open Power-On Chip Controller Study and Integration
- Open Source Baseband Firmware for 2G Cellular Networks
- Optimal System Duty Cycling
- Optimal System Duty Cycling for a Mobile Health Platform
- Optimal routing for 2D Mesh-based Analog Compute-In-Memory Accelerator Architecture (IBM-Zurich)
- Optimizing the Pipeline in our Floating Point Architectures (1S)
- Optogenetics And Game Theory Applied To Small Side Bird Using Smart Sensing
- Ottocore: A Minimal RISC-V Core Designed for Teaching (B/2G)
- Outdoor Precision Object Tracking for Rockfall Experiments
- PREM Intervals and Loop Tiling
- PREM Runtime Scheduling Policies
- PREM on PULP
- PULP
- PULP-Shield for Autonomous UAV
- PULP Freertos with LLVM
- PULP in space - Fault Tolerant PULP System for Critical Space Applications
- PULPonFPGA: Hardware L2 Cache
- PULPonFPGA: Lightweight Virtual Memory Support - Coherency Extensions
- PULPonFPGA: Lightweight Virtual Memory Support - Multi-Level TLB
- PULPonFPGA: Lightweight Virtual Memory Support - Page Table Walker
- PULPonFPGA: Lightweight Virtual Memory Support - Physically Contiguous Memory
- PULPonFPGA: Lightweight Virtual Memory Support - Software Cache
- PULP’s CLIC extensions for fast interrupt handling
- PVT Dynamic Adaptation in PULPv3
- Palm size chip NMR
- Pascal Hager
- Passive Radar for UAV Detection using Machine Learning
- Passive and Self Sustaining Receivers For On and Intra Body Communication For Wearable Sensors Networks
- Peak-to-average power Reduction
- Peripheral Event Linking System for Real-time Capable Energy Efficient SoCs
- Phase-change memory devices for emerging computing paradigms
- Philipp Schönle
- Physical Implementation of Ara, PULP's Vector Machine (1-2S)
- Physical Implementation of ITA (2S)
- Physical Implementation of MemPool, PULP's Manycore System (1M/1-2S)
- Physical Layer Implementation of HSPA+ 4G Mobile Transceiver
- Physics is looking for PULP
- Pirmin Vogel
- Positioning for the cellular Internet of Things
- Positioning with Wireless Signals
- Power Optimization in Multipliers
- Power Saver Mode for Cellular Internet of Things Receivers
- Practical Reconfigurable Intelligent Surfaces (RIS)
- Prasadar
- Praxisgerechte Berechnung von Switching Noise in VLSI-Schaltungen
- Precise Ultra-low-power Timer
- Predict eye movement through brain activity
- Predictable Execution
- Predictable Execution on GPU Caches
- Pressure and acoustic Smart Sensors Network for Wind Turbines Monitoring
- Pretraining Foundational Models for EEG Signal Analysis Using Open Source Large Scale Datasets
- Probabilistic training algorithms for quantized neural networks
- Probing the limits of fake-quantised neural networks
- Processing of 3D Micro-tomography data for Lithium Ion Batteries
- Project Meetings
- Project Plan
- Pulse Oximetry Fachpraktikum
- Putting Together What Fits Together - GrÆStl
- Quantum Key Secured 100 Gbit/s Payload Encryption and its High-Speed Network Interfaces
- Quantum Transport Modeling of Interband Cascade Lasers (ICL)
- Quantum transport in 2D heterostructures
- RISC-V base ISA for ultra-low-area cores (2-3G)
